

Features

- Up to 800Gb/s data rate
- 8x100Gb/s PAM4 modulation
- Hot-pluggable
- Compatible to QSFP-DD Hardware Specification
- Compatible to IEEE802.3ck
- Power Supply Voltage:3.3V
- Temperature Range: 0~ 70 °C
- RoHS Compatible



Applications

- Switches, Servers, Routers, Storage Arrays
- Networking Equipment
- Data Centers
- Telecommunication Central Offices
- Test and Measurement Equipment

Description

Optech's QSFP-DD800 (Double Density) Passive Direct Attach Copper Cable features 8 transmitting and 8 receiving 100Gbps PAM4 channels for 800G operation. The cable assembly meets IEEE 802.3ck 400GBase -CR4, 200Gbase-CR2 and 100GBase-CR1 standards with substantial signal integrity margin providing high performance and bandwidth interconnect solutions for high-density applications.

As next-gen data centres deploy faster speed in a tighter space, they need high performance cables that reduce power consumption, provide reliable operation and are low cost. Optech's QSFP-DD800 cable is designed to meet the next-gen data centre needs. With unique foam dielectric construction, Volex QSFP-DD800 cable offers smallest cable outer diameter and bend radius, and highest flexibility, while meeting or exceeding the MSA signal integrity specification.

Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units	Note
Storage Temperature	<i>T_{st}</i>	-40	85	°C	
Relative Humidity (non-condensation)	<i>RS</i>	5	85	%	
Supply Voltage	<i>VCC3</i>	3.135	3.465	V	



Operating Conditions

Parameter	Symbol	Min.	Max.	Units	Note
Operating Case Temperature	<i>Topc</i>	0	70	°C	
Supply Voltage	<i>VCC3</i>	3.135	3.465	V	
Voltage on LVTTTL Input	<i>Vilvttl</i>	-0.3	VCC3 +0.2	V	
Power Supply Current	<i>ICC3</i>	0.001		mA	

Frequency Domain

Item	Test Parameter	IEEE802.3ck Specification
1	Differential Insertion Loss (SDD21)	Maximum insertion loss at 26.56GHz -17.16dB Minimum insertion loss at 26.56GHz -8dB
2	Common Mode Reflection (SCC11/SCC22)	-1.4dB @ 0.05 to 6GHz -0.68-0.12*(f) @ 6 to 30GHz -10.28+0.2*(f) @ 30 to 40GHz
3	Common Mode Conversion (SCD11/SCD22)	-22+(10/25.56)*(f) @ 0.05 to 26.56GHz -15+(3/25.56)*(f) @ 26.56 to 40GHz
4	Differential to Common Mode Conversion Loss (SCD21-SDD21)	-10dB @ 0.05 to 12.89GHz -14+0.3108*(f) @ 12.89 to 40GHz
5	Channel Operating Margin (COM)	3dB Minimum * 8.25 dB Minimum.
6	Effective Return Loss (ERL)	Cable assemblies with a COM greater than 4 dB are not required to meet minimum ERL
7	Insertion Loss* (SDD21) for 0.5M 30awg	25.65GHz : -14.55 dB Max
	Insertion Loss* (SDD21) for 1.0M 28awg	25.65GHz : -16.75 dB Max
	Insertion Loss* (SDD21) for 1.5M 26awg	25.65GHz : -17.45 dB Max
	Insertion Loss* (SDD21) for 2.0M 26awg	25.65GHz : -19.75 dB Max

Pin Assignment



Pin Descriptions

PIN	Logic	Symbol	Description	Note
1		GND	Ground	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	
3	CML-I	Tx2p	Transmitter Non-Inverted Data output	
4		GND	Ground	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	
6	CML-I	Tx4p	Transmitter Non-Inverted Data output	
7		GND	Ground	1
8	LVTTL-I	ModSelL	Module Select	
9	LVTTL-I	ResetL	Module Reset	
10		VccRx	+ 3.3V Power Supply Receiver	2
11	LVC MOS-I/O	SCL	TWI serial interface clock	
12	LVC MOS-I/O	SDA	TWI serial interface data	
13		GND	Ground	
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	
15	CML-O	Rx3n	Receiver Inverted Data Output	
16		GND	Ground	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	
18	CML-O	Rx1n	Receiver Inverted Data Output	
19		GND	Ground	1
20		GND	Ground	1
21	CML-O	Rx2n	Receiver Inverted Data Output	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	
23		GND	Ground	1
24	CML-O	Rx4n	Receiver Inverted Data Output	1
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	
26		GND	Ground	1
27	LVTTL-O	ModPrsL	Module Present	
28	LVTTL-O	ntL/ RxLOS	ntL/ RxLOS	
29		VccTx	+3.3 V Power Supply transmitter	2
30		Vcc1	+3.3 V Power Supply	2
31	LVTTL-I	LPMoDe/TxDis	Low Power mode/optional TX Disable	
32		GND	Ground	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	


34	CML-I	Tx3n	Transmitter Inverted Data Output	
35		GND	Ground	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	
37	CML-I	Tx1n	Transmitter Inverted Data Output	
38		GND	Ground	1
39		GND	Ground	1
40	CML-I	Tx6n	Transmitter Inverted Data Input	
41	CML-I	Tx6p	Transmitter Non-Inverted Data output	
42		GND	Ground	1
43	CML-I	Tx8n	Transmitter Inverted Data Input	
44	CML-I	Tx8p	Transmitter Non-Inverted Data output	
45		GND	Ground	1
46	LVC MOS/CML-I	P/VS4	Programmable/Module Vendor Specific 4	5
47	LVC MOS/CML-I	P/VS1	Programmable/Module Vendor Specific 1	5
48		VccRx1	+ 3.3V Power Supply	2
49	LVC MOS/CML-O	P/VS2	Programmable/Module Vendor Specific 2	5
50	LVC MOS/CML-O	P/VS3	Programmable/Module Vendor Specific 3	5
51		GND	Ground	1
52	CML-O	Rx7p	Receiver Non-Inverted Data Output	
53	CML-O	Rx7n	Receiver Inverted Data Output	
54		GND	Ground	1
55	CML-O	Rx5p	Receiver Non-Inverted Data Output	
56	CML-O	Rx5n	Receiver Inverted Data Output	
57		GND	Ground	1
58		GND	Ground	1
59	CML-O	Rx6n	Receiver Inverted Data Output	
60	CML-O	Rx6p	Receiver Non-Inverted Data Output	
61		GND	Ground	1
62	CML-O	Rx8n	Receiver Inverted Data Output	1
63	CML-O	Rx8p	Receiver Non-Inverted Data Output	
64		GND	Ground	1
65		NC	No Connect	3
66		Reserved	For future use	3
67		VccTx	+3.3 V Power Supply	2

68		Vcc2	+3.3 V Power Supply	2
69	LVC MOS-I	ePPS/Clock	1PPS PTP clock or reference clock input	6
70		GND	Ground	1
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	
72	CML-I	Tx7n	Transmitter Inverted Data Output	
73		GND	Ground	1
74	CML-I	Tx5p	Transmitter Non-Inverted Data Input	
75	CML-I	Tx5n	Transmitter Inverted Data Output	
76		GND	Ground	1







Note:

1. QSFP-DD 800G uses common ground (GND) for all signals and supply (power). All are common within the QSFP-DD 800G module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane. Each connector Gnd contact is rated for a maximum current of 500 mA.
2. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 shall be applied concurrently. Supply requirements defined for the host side of the Host Card Edge Connector are listed in Table 10. For power classes 4 and above the module differential loading of input voltage pads must not result in exceeding contact current limits. Each connector Vcc contact is rated for a maximum current of 1500 mA.
3. Reserved and no Connect pads recommended to be terminated with 10 kΩ to ground on the host. Pad 65 (No Connect) shall be left unconnected within the module.
4. Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 for pad locations) Contact sequence A will make, then break contact with additional QSFP-DD 800G pads. Sequence 1A and 1B will then occur simultaneously, followed by 2A and 2B, followed by 3A and 3B.
5. Full definitions of the P/VSx signals currently under development. On new designs not used P/VSx signals are recommended to be terminated on the host with 10 kΩ.
6. ePPS/Clock if not used recommended to be terminated with 50Ω to ground on the host.

Dimensions



Important Notice

		
<p>Holding the SFP+ connector by its sides, insert the connector into the port on the switch</p>	<p>Do not handle by cable</p>	<p>DO NOT Over-bend the cable behind the connector</p>
		
<p>DO NOT twist the cable</p>	<p>DO NOT kink the cable</p>	<p>DO NOT bend up and down the cable</p>

Ordering Information

<i>Model Number</i>	<i>Part Number</i>	<i>AWG</i>	<i>Length</i>
800G QSFP-DD DAC-0.5M	OPQSDH-T-X5-PEV	30	0.5M
800G QSFP-DD DAC-1M	OPQSDH-T-01-PCV	28	1M
800G QSFP-DD DAC-1.5M	OPQSDH-T-A5-PBV	26	1.5M
800G QSFP-DD DAC-2M	OPQSDH-T-02-PBV	26	2M

Modification History

<i>Revision</i>	<i>Date</i>	<i>Description</i>
A1	Mar. 2023	Initial Release
A2	May 2024	Revised

Note: All information contained in this document is subject to change without notice.